Abstract
This paper presents the design of an intelligent traffic light control system based on the Verilog hardware description language (HDL), achieving dynamic traffic flow optimization through a multi-mode switching mechanism. The system in-corporates four core operational modes: Firstly, the Daily Mode (Default) allocates right-of-way in each direction according to predefined timing algorithms. Secondly, the Pedestrian Mode detects pedestrian requests via infrared sensors and dynamically extends the green-light duration. Thirdly, the Emergency Mode grants priority passage to special vehicles (e.g., fire trucks, ambulances). Finally, the Night Mode reduces light intensity and simplifies traffic rules to minimize energy consumption. A Finite State Machine (FSM) architecture facilitates seamless transitions between these modes. A priority evaluation algorithm dynamically adjusts traffic light timing by comprehensively considering vehicle flow, pedestrian density, and emergency demands. Simulation results demonstrate that, compared to conventional fixed-time control systems, this design reduces vehicle waiting time by over 30%, significantly enhancing intersection throughput efficiency and safety.
References
[1] Sharma S, Singh S. Enhancing traffic efficiency with a custom Verilog traffic light controller. In: 2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT); 2024 Jul 1–3; Delhi, India. IEEE; 2024.
[2] Tayal KK, Suri A, Bhadauria RVS. Implementation and design of traffic light controller using Verilog. In: Advances in AI for Biomedical Instrumentation, Electronics and Computing. Boca Raton: CRC Press; 2024. p. 232–6.
[3] Banerjee A. FPGA implementation of an intelligent traffic light controller (I-TLC) in Verilog. arXiv:2401.13345. 2024.
[4] Design of traffic light controller based on Verilog state machine. In: Proceedings of the International Conference on Electronic Engineering and Computer Science; 2016 Mar 15; Beijing, China. Xuri Huaxia (Beijing) International Science and Technology Research Institute; 2016.
[5] Zhilevski M, Mikhov M, Zhilevska M. Design of a traffic light system using Verilog HDL. In: 2023 5th International Congress on Human-Computer Interaction, Optimization and Robotic Applications (HORA); 2023 Jun 8–10; Istanbul, Turkey. IEEE; 2023.
[6] Gunna PS, Ontipuli LSS, Megalingam RK. Verilog based efficient traffic light system. In: 2024 4th Asian Conference on Innovation in Technology (ASIANCON); 2024 Aug 23–25; Kerala, India. IEEE; 2024.
[7] Kumar R, et al. Enactment of advanced traffic control system using Verilog HDL. In: Proceedings of NCCS 2018: Nanoelectronics, Circuits and Communication Systems. Singapore: Springer Singapore; 2020. p. 441–9.
[8] Mendoza MC, et al. SMART traffic control system designed using Verilog HDL. Int J Adv Sci Converg. 2019;1(2):89–94.
[9] Jin C. Design and implementation of traffic light controller based on FPGA. J Minxi Vocat Tech Coll. 2015;17(3):113–7. Chinese.
[10] Reddy TBO, Sowmya V. An advanced traffic light controller using Verilog HDL. Int J VLSI Syst Des Commun Syst. 2017;5(7):657–61.
[11] Yu L, Long N, Lin C, et al. Programming design of traffic light controller based on VHDL. Wireless Internet Technol. 2020;17(17):98–100. Chinese.
[12] Zhu Q. Design and verification of Internet of vehicles traffic control mechanism based on trajectory data [master’s thesis]. Shanghai: East China Normal University; 2015.
[13] Duan Z. Design and implementation of embedded traffic light controller based on model-free adaptive control algorithm [master’s thesis]. Beijing: Beijing Jiaotong University; 2012.
[14] Mallik A, Kundu S, Rahman MA. An FPGA-based semi-automated traffic control system using Verilog HDL. arXiv:2303.04716. 2023.
[15] Solangi US, et al. An intelligent vehicular traffic signal control system with state flow chart design and FPGA prototyping. Mehran Univ Res J Eng Technol. 2017;36(2):343–52.